Aziz, S. M. and Ahmed, I. (1998) “Easily Testable Array Multiplier Design Using VHDL”, Malaysian Journal of Computer Science, 11(2), pp. 1–7. Available at: https://jrmg.um.edu.my/index.php/MJCS/article/view/5722 (Accessed: 10 November 2024).