S. M. Aziz and I. Ahmed, “Easily Testable Array Multiplier Design Using VHDL”, MJCS, vol. 11, no. 2, pp. 1–7, Dec. 1998.